Votre navigateur est obsolète !

Pour une expériencenet et une sécurité optimale, mettez à jour votre navigateur. Mettre à jour maintenant

×

Imane DAHMOUN

Imane DAHMOUN

ASIC Physical Design Engineer

embedded systems
semiconductor
ASIC
Engineer
Physical design
31 ans
Permis de conduire
Kenitra (14070) Maroc
Consultante Ouverte aux opportunités
ASIC physical design engineer with a 2,5 years’ professional experience in the different steps of the IC design flow, mainly in the backend. Where my responsibilities included:

  • Design for testing (DfT) flow where I was focused on implementing a combination of the ATPG compression and Logic Built-in-Self test (LBIST), also generating serial and parallel patterns.
  • Physical Design Flow, where I’ve worked with adavanced node going from 65 to 12nm, my responsibilities starts from synthesis with scan insertion, LEC, floor-planning, place & route, and timing/DRC/LVS signoff.

I can describe myself as a fast learner, with a strong ability to develop, improve and adapt new and/or existing flows. I am a proactive person, who’s always up for new challenges.
particulier.
CV réalisé sur DoYouBuzz
    • Project 1: Responsiblities [Synthesis, LEC, floor-planning, place & route, DRC fix, Timing signoff] ; [ASIC : 28 nm, 3M cells, 240 MHz, 8mm2, IoT] ; [Tools : Genus, Innovus, Conformal, Tempus]
    • Project 2: Responsiblities [logic synthesis (scan insertion included), formality check] ; [ASIC : 12 nm, 1M cells, 3.2 GHz, Network] ; [Tools : Genus, FormalPro]
    • Project 3: Responsiblities [Block-level floor-planning, place & route, timing, DRC, and LVS signoff] ; [ASIC : 16 nm, 1M cells, 1.2 GHz, 12mm2, Telecom] ; [Tools : Nitro-SoC, Calibre, PrimeTime]
    • Project 4: Responsibilities [Scan chains,Test points, and Logic BIST IP insertion, Patterns generation]; [ASIC : 12 nm, 1M cells, 3.2 GHz, Network] ; [Tools : Tessent]
Description de l'entreprise
The company defines, designs and delivers integrated chips. From targeted ASICs to complex SoCs, it works in collaboration with customers to meet specifications intelligently, efficiently and on time. it provides end-to-end silicon solutions and specialized outsourced design services operating from seven global locations.
Site web de l'entreprise
    • Familiar with IC design methodology and state-of-art design tools
    • Implementation of algorithms to analyze the power consumption in
      Physical Design, particularly in the placement stage
    • Optimizing 11.7% of the dynamic power consumption on nets
Description de l'entreprise
Mentor Graphics helps engineers overcome increasingly complex challenges in the design of electronic systems.

The company's products are designed to make design engineers more productive, improve the accuracy of complex models and shrink "Time to Market". It provides software and hardware design solutions that enable businesses to develop electronic products quickly and efficiently.
Site web de l'entreprise
    • Robot prototype movements automation using [Database (MySQL), Web page, Script (Python)]
Description de l'entreprise
FARASHA Systems is a start-up led by young Moroccan engineer doctors from French and Swiss schools and universities.

In 2016, the startup moved to Morocco, joining the Green Business Incubator - Solar Cluster in Casablanca.

FARASHA Systems exploits two patents of inventions developed by its holders in the field of supervision of industrial installations using digital solutions with high added value.
Site web de l'entreprise
    • Initiation at the various electrical and electronic stations and equipment: Power transformers HTB / HTA / LV, Electrical distributors, underground and aerial wiring, circuit breakers, etc.
    • Conduct of electrical networks and protective measures, aerial and underground cable connection, detection of anomalies during power cuts, participation in troubleshooting.
Site web de l'entreprise